EG 6390 Digital Systems Design Using VHDL - 3 sem. hours
Brief review of combinational and sequential circuit design principles; VHDL basic language organization; structural modeling in VHDL; date flow modeling in VHDL; VHDL technology information; describing synchronous behavior in VHDL; algorithmic modeling in VHDL. Prerequisite: undergraduate logic design course